DRAM Cell

11 Memory Technologies

Notation 1T1C (common DRAM-cell architecture)

Definition

The basic storage element of conventional DRAM, typically consisting of one access transistor and one storage capacitor whose charge state represents a data bit.

Application

Arranged in dense memory arrays; a wordline controls the access transistor, a bitline transfers charge during reads and writes, and periodic refresh restores charge lost through leakage.

Related search terms

DRAM memory cell; one-transistor one-capacitor cell

Search phrases help you find this entry; their meaning depends on the context shown here.

Related concepts

Evidence and further reading