Bump Pitch

14 Packaging, Assembly, Chiplets & 3D Integration

Definition

The center-to-center distance between adjacent bumps or copper pillars in a flip-chip or wafer-level interconnect array.

Application

Used as a key packaging-density metric because smaller pitch allows more die I/O connections in a given area, but it increases alignment, bridging, substrate-routing and assembly challenges.

Related search terms

Inter-bump pitch; bump spacing

Search phrases help you find this entry; their meaning depends on the context shown here.

Related concepts

Evidence and further reading